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3510-V 390-mΩ · cm2 4H-SiC Lateral JFET
on a Semi-Insulating Substrate
Chih-Fang Huang, Member, IEEE, Cheng-Li Kan, Tian-Li Wu, Meng-Chia Lee, Yo-Zthu Liu,
Kung-Yen Lee, Member, IEEE, and Feng Zhao, Member, IEEE
Abstract—The performance of high-voltage 4H-SiC lateral
JFETs on a semi-insulating substrate is reported in this letter.
The design of the voltage-supporting layers is based on the charge
compensation of p- and n-type epilayers. The best measured
breakdown voltage is 3510 V, which, to the authors’ knowledge,
is the highest value ever reported for SiC lateral switching devices.
The Ron of this device is 390 mΩ · cm2, in which 61% is due to
the drift-region resistance. The BV 2/Ron is 32 MW/cm2, which
is typical among other reported SiC lateral devices.
Index Terms—High voltage, JFETs, lateral, silicon carbide.
I. INTRODUCTION
S ILICON carbide (SiC) devices are potential candidatesfor the next generation of power devices. Both prototype
and commercialized SiC devices have demonstrated a higher
voltage blocking capability with a lower ON-state resistance
compared to their Si counterparts. For the same blocking
voltage, SiC devices can switch faster, consume less power,
and handle a greater power density because of their superior
material properties, such as high critical electrical field and
high thermal conductivity. Most previous research has been
focused on vertical devices because they can operate at higher
current densities. However, there are applications where lateral
structures are more attractive, particularly in the area of power
integrated circuits (PICs). Although PICs in silicon have been
developed and commercialized over the decades, high-voltage
SiC lateral devices have only begun to attract attention in recent
years. Lateral SiC MOSFETs and JFETs have demonstrated
blocking voltages as high as 2700 V and BV 2/Ron num-
bers that far exceed the limit of vertical Si devices [1]–[6].
Compared with SiC MOSFETs, SiC JFETs have an advantage
in that they do not suffer from gate-oxide quality issues and
poor inversion channel properties. Significant progress in the
development of SiC JFETs has been made in the past few years.
In 2004, a normally on RESURF-type lateral SiC JFET was
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reported to achieve a blocking voltage of 800 V and an Ron of
50 mΩ · cm2 [5]. In 2007, a vertical channel lateral JFET based
on RESURF design was reported to achieve a blocking voltage
of 1000 V and an Ron of 9.1 mΩ · cm2 [6]. These results are
very promising. However, since the depletion region expands
both laterally and vertically under reverse biases, these devices
require a thick and lightly doped p-layer on a conducting
substrate, which is limited by current SiC epitaxy technology.
In our previous work, a 4H-SiC lateral p-n diode that
achieved a breakdown voltage of 3130 V was demonstrated,
showing the advantage of using a semi-insulating substrate
with relatively thin charge-compensated p-n layers stacked
as the voltage-supporting region [7]. This letter reports the
performance of 4H-SiC lateral JFETs that are based on the
same design concept. The breakdown voltage is 3510 V, which
is more than three times that of the highest value previously
reported for SiC lateral JFETs. The Ron of this device is
390 mΩ · cm2, resulting in a BV 2/Ron of 32 MW/cm2.
II. DEVICE DESIGN AND FABRICATION
An n- and a p-layer were grown on the Si face of an
off-axis 4H-SiC vanadium-doped semi-insulating wafer. Doses
in both layers were designed to deplete each other under
high reverse bias. Without the participation of dopants in the
substrate, charge compensation can be much more precisely
controlled in the drift region. The nominal doping/thickness
values of the n- and p-layers were 1.4 × 1017 cm−3/0.5 μm
and 6 × 1016 cm−3/1 μm, respectively. Aluminum was im-
planted at 650 ◦C, with a plasma-enhanced chemical vapor
deposition (PECVD) oxide being used as the mask to form
the p+ sinker and the p+ gate. The implant doses/energies
were 1 × 1012 cm−2/50 keV and 1 × 1014 cm−2/360 keV. The
p+ sinker region was etched to a depth of 0.12 μm before
implantation to ensure that it would reach the bottom p-layer.
The p+ gate region was masked with a 500-nm oxide, and the
resulting junction depth was estimated to be 0.27 μm, leaving a
channel width of about 0.19 μm at zero gate bias. Nitrogen was
then implanted at room temperature to form the source/drain
regions. Implant species were activated at 1650 ◦C for 30 min
in argon. RIE was performed to create 1.9-μm-deep isolation
trenches around the devices. A layer of oxide was grown at
1180 ◦C in a dry ambient for 6 h to passivate the surface.
The contact areas were then selectively etched using BOE. A
100-nm/20-nm Ni/Ti layer was thermally evaporated and lifted
off as the n- and p-type contact metals. Contacts were annealed
at 1100 ◦C for 3 min in vacuum. A 500-nm PECVD oxide layer
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Fig. 1. Schematic cross section of a 4H-SiC lateral JFET on a semi-insulating substrate.
Fig. 2. (a) Forward and (b) reverse characteristics of a device with Lg =
9 μm, Ld = 100 μm, Lfpg = 10 μm, and Lfpd = 25 μm.
was deposited as the field oxide. Windows were opened, and an
Al/Ti layer was patterned to form the gate metal, the pads, and
the field plates. Fig. 1 shows the schematic cross section of the
devices.
III. RESULTS AND DISCUSSION
All devices were probe tested on wafer. Breakdown voltage
tests were carried out with the sample immersed in Fluorinert.
TABLE I
DEVICE CHARACTERISTICS FOR DIFFERENT Ld’S
Fig. 2 is a plot of the forward and reverse characteristics
of a device with Lg = 9 μm, Ld = 100 μm, Lfpg = 10 μm,
and Lfpd = 25 μm. The width of the device is 200 μm, and
the active area is 0.0228 mm2. This device exhibits normally
on characteristics with a pinchoff voltage of about −11 V.
The extracted Ron of this device at room temperature is
390 mΩ · cm2 when Vgs = 2 V and Vds = 1 V. Ron increases
monotonically with temperature to 744 mΩ · cm2 at 125 ◦C,
following a T 2.2 relationship, which implies that the total
resistance is governed by the electron drift current in the
channel and the n-layer since the bulk electron mobility has
a T−2.4 relationship in 4H-SiC [8]. A comparison of the Ron
for devices with Ld = 25, 50, 80, and 100 μm indicates that
the drift region contributes about 61% of the total resistance in
the Ld = 100 μm device. By comparing the Ron for devices
with Lg = 9 and 15 μm, it can be seen that the channel
resistance comprises about 18.6% of the total resistance. During
the reverse bias sweep, −16.7 V was applied to the gate. The
drain leakage current was below 4 × 10−6 A until the device
experienced a catastrophic breakdown at 3510 V. Table I is a
summary of the BV and Ron for devices with different Ld’s.
Fig. 3 shows the transfer characteristics at Vds = 25 V. The gate
leakage current was below 1 × 10−8 A until the gate junction
turns on at Vgs = 3 V. The maximum transconductance gm is
1.21 mS at Vgs = 2.5 V. The trapping effects that have been
identified in 4H-SiC MESFETs on semi-insulating substrates
are also observed in these devices [9]–[11]. Fig. 4 is a plot
showing the Id–Vd curves for a device with Lg = 15 μm and
Ld = 100 μm. The solid curves represent the I–V ’s measured
after the device reaches an equilibrium state—without applying
any bias for a long period. The dashed curves represent the
I–V ’s measured immediately after. A clear discrepancy exists
between these curves and can be explained by the trapping
of electrons at the SiO2/SiC interface, in the defects in the
p-layer, and in the deep levels in the substrate. The trapped
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Fig. 3. Plot of Id and Ig versus Vgs at Vds = 25 V for the device shown
in Fig. 2.
Fig. 4. Id–Vds of a device with Lg = 15 μm and Ld = 100 μm. The
solid curves represent the first measured I–V ’s after the device reaches an
equilibrium state—without applying any bias for a long period. The dashed
curves are the I–V ’s measured immediately after.
electrons deplete the channel and the lightly doped n-type layer,
reducing its conductance when the device is turned on. After
the electrons are released from the traps and the device returns
to an equilibrium state, the I–V curves resume their original
trajectory. The fact that there is little drain-current reduction
(less than 8%) at Vgs = 0 V suggests that the trapped electron
density is much less than the dose of the n-layer. However,
its effect on the charge balance and the BV is not clear at
this point. This problem can be alleviated by using a high-
purity semi-insulating substrate and an improved passivation
scheme [11].
IV. CONCLUSION
High-voltage 4H-SiC lateral JFETs on a semi-insulating
substrate have been demonstrated for the first time. The best
measured breakdown voltage was 3510 V, which, to the au-
thors’ knowledge, was the highest value ever reported for SiC
lateral switching devices. The Ron was 390 mΩ · cm2, and
the BV 2/Ron was 32 MW/cm2. The drain-current drift was
observed and attributed to trapping effects similar to those
of SiC MESFETs. Further improvement to fully realize the
potential of this lateral device technology is under investigation.
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